## 

# **Algorithm-System Co-Design for TinyML**

### Ligeng Zhu

ligeng@mit.edu MIT





https://mcunet.mit.edu

# **Brief Bio**

- MIT EECS Ph.D. #3rd year, supervisor: Song Han
- Obtained B.Sc from Zhejiang University and Simon Fraser University in 2019.
- Research interests include efficient deep learning algorithms and systems.
- Enthusiastic about open source
  - Projects collects >7k stars / Contributed to pytorch, tvm, horovod, mmdetection
- Previous work integrated into PyTorch, AutoGluon, adapted by Sony, Intel, Amazon







2

# **Today's Al is growing tooooo BIG** Better model always comes with higher computational cost (vision)





# **Today's AI is growing toooo BIG** Better model always comes with higher computational cost (NLP)



System-Algorithm Co-Design for TinyML



4



**Cloud Al GPUs/TPUs** <u>ResNet</u>

System-Algorithm Co-Design for TinyML



lacksquare



Data uploaded to the cloud for inference/training







**Cloud Al GPUs/TPUs** <u>ResNet</u>

**Mobile Al** Smartphones <u>MobileNet</u>











**Cloud Al GPUs/TPUs** <u>ResNet</u>

System-Algorithm Co-Design for TinyML









### **Mobile Al**

- Smartphones
  - <u>MobileNet</u>



7





**Cloud Al GPUs/TPUs** <u>ResNet</u>

**Mobile Al** Smartphones <u>MobileNet</u>

System-Algorithm Co-Design for TinyML









**Tiny Al** IoT/Microcontrollers **MCUNet** 



# **Deep Learning Going "Tiny"**

### Squeezing deep learning into IoT devices

- Billions of IoT devices around the world based on **microcontrollers**  $\bullet$
- **Low-cost**: low-income people can afford access. Democratize AI.
- Low-power: green AI, reduce carbon





Low-cost (\$0.1 - \$10)

### System-Algorithm Co-Design for TinyML







Low-power (mW)



# **Deep Learning Going "Tiny"**

### Squeezing deep learning into IoT devices

- Billions of IoT devices around the world based on **microcontrollers**  $\bullet$
- **Low-cost**: low-income people can afford access. Democratize AI.
- Low-power: green AI, reduce carbon
- Various applications



Smart Home

### Smart Manufacturing



### System-Algorithm Co-Design for TinyML



### Personalized Healthcare



### Precise Agriculture





Memory usage of a conv net  $\bullet$ 











### **Cloud Al**

Memory (Activation)

Storage (Weights)

32GB

~TB/PB

System-Algorithm Co-Design for TinyML





### **Mobile Al**

4GB

256GB





### **Cloud Al**

Memory (Activation)

Storage (Weights)

32GB

~TB/PB















## **Today's CNNs are Too Big for TinyML Cloud/Mobile CNNs cannot fit tinyML**





Toy applications

### System-Algorithm Co-Design for TinyML

### **Peak Memory (kB)**



## **Today's CNNs are Too Big for TinyML** Cloud/Mobile CNNs cannot fit tinyML





Toy applications



### **Peak Memory (kB)**





**Real-life applications** 



## **TinyML is Challenging** We need to reduce both weight and activation



System-Algorithm Co-Design for TinyML



- (calculated in INT8)



17

## **TinyML is Challenging** We need to reduce both weight and activation



(calculated in INT8)

System-Algorithm Co-Design for TinyML



### ~70% ImageNet Top-1

ResNet-18 MobileNetV2-0.75 MCUNet

1x			
		<u>ዓ</u> / v	
		V.4X	•

Peak Activation (MB)







MCUNet: Tiny Deep Learning on IoT Devices [Lin *et al.*, NeurIPS 2020] MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning [Lin *et al.*, NeurIPS 2021] On-Device Training Under 256KB Memory [Lin *et al.*, NeurIPS 2022]







MCUNet: Tiny Deep Learning on IoT Devices [Lin *et al.*, NeurIPS 2020] MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning [Lin *et al.*, NeurIPS 2021] On-Device Training Under 256KB Memory [Lin *et al.*, NeurIPS 2022]



# **Overview** Co-design



MCUNet: Tiny Deep Learning on IoT Devices [Lin *et al.*, NeurIPS 2020] MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning [Lin *et al.*, NeurIPS 2021] On-Device Training Under 256KB Memory [Lin *et al.*, NeurIPS 2022]



# **Tiny Inference**

### **MCUNetV1** - MCUNetV2

MCUNet: Tiny Deep Learning on IoT Devices [Lin et al., NeurIPS 2020]

MCUNet: System-Algorithm Co-Design for TinyML

### https://mcunet.mit.edu 22



## **MCUNet: System-Algorithm Co-design**



(a) Search NN model on an existing library e.g., ProxylessNAS, MnasNet

TVM: An Automated End-to-End Optimizing Compiler for Deep Learning [Chen et al., OSDI 2018]

System-Algorithm Co-Design for TinyML





(b) Tune deep learning library given a NN model e.g., TVM



## **MCUNet: System-Algorithm Co-design**



(a) Search NN model on an existing library e.g., ProxylessNAS, MnasNet



System-Algorithm Co-Design for TinyML





(b) Tune deep learning library given a NN model e.g., TVM



# **TinyEngine: A Memory-Efficient Inference Library**



### System-Algorithm Co-Design for TinyML



25

# **TinyEngine: A Memory-Efficient Inference Library**



System-Algorithm Co-Design for TinyML



26

## **Tiny Image Classification ImageNet-level** image classification

 $\bullet$ performance on microcontrollers (int4 quantization)



MCUNet: Tiny Deep Learning on IoT Devices [Lin et al., NeurIPS 2019]

System-Algorithm Co-Design for TinyML



With techniques like MCUNet, we are able to achieve ImageNet-level image classification





# **MCUNetV2: Patch-based Inference**

### **1. Saving Memory with Patch-based Inference**

Memory saving for MobileNetV2 lacksquare



MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning [Lin et al., NeurIPS 2021]





Memory saving for MobileNetV2 lacksquare



MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning [Lin et al., NeurIPS 2021]



- Memory saving for other models  $\bullet$ 
  - Baseline: TinyEngine. Measured on STM32F746  $\bullet$



MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning [Lin et al., NeurIPS 2021]

System-Algorithm Co-Design for TinyML

### Measured Peak SRAM (kB)



- Break the memory bottleneck with patch-based inference  $\bullet$ 
  - a practical 2-layer example



Layer 1 per-layer inference

MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning [Lin et al., NeurIPS 2021]

MCUNet: System-Algorithm Co-Design for TinyML

In memory

https://mcunet.mit.edu 52





- Break the memory bottleneck with patch-based inference  $\bullet$ 
  - a practical 2-layer example



per-layer inference

MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning [Lin et al., NeurIPS 2021]

MCUNet: System-Algorithm Co-Design for TinyML

per-patch inference

In memory

\*need to hold entire output

https://mcunet.mit.edu 53



# **MCUNetV2: Patch-based Inference** 2. Joint Automated Search for Optimization



### **Neural architecture**

#layers #channels kernel size

. . .

### System-Algorithm Co-Design for TinyML

### Inference scheduling

#patches #layers for patch-based other knobs from TinyEngine

. . .



# **MCUNetV2: Patch-based Inference**

### Visual Wake Words under 32KB memory

Higher accuracy, 4x lower SRAM  $\bullet$ 



System-Algorithm Co-Design for TinyML





(a) 'Person'







# **MCUNetV2: Patch-based Inference**

### Advancing object detection by allowing a larger resolution

- Resolution is more important for detection than classification
- Our method significantly improves objection detection by double digits









# **MCUNetV2: Patch-based Inference** Advancing object detection by allowing a larger resolution



### Face/mask detection

System-Algorithm Co-Design for TinyML





### Person detection


# **Tiny On-Device Training**

## - Sparse Update - Tiny Training Engine (TTE)

On-Device Training Under 256KB SRAM [Lin et al., NeurIPS 2022]

System-Algorithm Co-Design for TinyML





## Can We Learn on the Edge? From tinyML inference to training



- •On-device learning:
  - •customization by adapting to user data / life-long learning
  - better privacy, lower cost

On-Device Training Under 256KB Memory



### Cloud-based Learning







## **Can We Learn on the Edge?** From tinyML inference to training

### A virtuous cycle:



- •On-device learning:
  - •customization by adapting to user data / life-long learning
  - better privacy, lower cost

On-Device Training Under 256KB Memory







## Can We Learn on the Edge? From tinyML inference to training

## A virtuous cycle:



- •On-device learning:
  - •customization by adapting to user data / life-long learning
  - •better **privacy**, lower **cost**
- Training is more **expensive** than inference
  - •For example, store intermediate activation, extra back-propagation, etc.







lacksquarecan easily exceed the limit.



TinyTL: Reduce Activations, Not Trainable Parameters for Efficient On-Device Learning [Cai et al., NeurIPS 2020]

On-Device Training Under 256KB Memory



### Edge devices have tight memory constraints. The training memory footprint of neural networks





devices (e.g., MCU only has 256KB SRAM).



On-Device Training Under 256KB Memory

Training is more expensive than inference due to back-propagation, making it hard to fit IoT





devices (e.g., MCU only has 256KB SRAM).



### On-Device Training Under 256KB Memory

• Training is more expensive than inference due to back-propagation, making it hard to fit IoT









**1.** Quantization-aware scaling

2. Sparse layer/tensor update

On-Device Training Under 256KB Memory



**3. Tiny Training** Engine









**1.** Quantization-aware scaling

2. Sparse layer/tensor update

On-Device Training Under 256KB Memory



**3. Tiny Training** Engine





## 1. Quantization-Aware Scaling (QAS) Real quantized graphs save memory, but are hard to quantize



### (a) Fake Quantization (quantization aware training)

Most intermediate tensors are still in FP32 format in fake quantization, thus cannot save memory footprint







## 1. Quantization-Aware Scaling (QAS) Real quantized graphs save memory, but are hard to quantize



### (a) Fake Quantization (quantization aware training)

All tensors are in **int8/int32 format** for real quantization, thus save memory footprint, but leading to optimization difficulty

### On-Device Training Under 256KB Memory



### (b) Real Quantization (inference/on-device training)



## 1. Quantization-Aware Scaling (QAS) Quantized graphs save memory, but are hard to quantize



o-1 Accuracy (%) 

On-Device Training Under 256KB Memory



- Making training difficult:
- Mixed precisions: int8/int32/fp32...
- Lack BatchNorm

Performance Comparison (average on 10 datasets)







# 1. Quantization-Aware Scaling (QAS)

## **Quantization leads to distorted gradient magnitudes**

- Why is the training convergence worse? - The scale of weight and gradients does not match in *real* quantized training!



On-Device Training Under 256KB Memory



Tensor Index





## 1. Quantization-Aware Scaling (QAS)

## QAS addresses the optimization difficulty of quantized graphs

Quantization overview

 $\bar{\mathbf{y}}_{\text{int8}} = \text{cast2int8}[s_{\text{fp}}]$ 

Per Channel scaling

$$\mathbf{W} = s_{\mathbf{W}} \cdot (\mathbf{W}/s_{\mathbf{W}}) \stackrel{\text{quantize}}{\approx} s_{\mathbf{W}} \cdot \bar{\mathbf{W}}, \quad \mathbf{G}_{\bar{\mathbf{W}}} \approx s_{\mathbf{W}} \cdot \mathbf{G}_{\mathbf{W}},$$

Weight and gradient ratios are off by  $\|\bar{\mathbf{W}}\|/\|\mathbf{G}_{\bar{\mathbf{W}}}\| \approx \|\mathbf{W}/s_{\mathbf{W}}\|$ 

Thus, re-scale the gradients  

$$\tilde{\mathbf{G}}_{\bar{\mathbf{W}}} = \mathbf{G}_{\bar{\mathbf{W}}} \cdot s_{\mathbf{W}}^{-2}, \quad \tilde{\mathbf{G}}_{\bar{\mathbf{b}}} = \mathbf{G}_{\bar{\mathbf{b}}} \cdot s_{\mathbf{W}}^{-2} \cdot s_{\mathbf{x}}^{-2} = \mathbf{G}_{\bar{\mathbf{b}}} \cdot s^{-2}$$



$$_{32} \cdot (\mathbf{\bar{W}}_{\texttt{int8}} \mathbf{\bar{x}}_{\texttt{int8}} + \mathbf{\bar{b}}_{\texttt{int32}})],$$

$$S_{\mathbf{W}}^{-2}$$
$$\|/\|s_{\mathbf{W}} \cdot \mathbf{G}_{\mathbf{W}}\| = s_{\mathbf{W}}^{-2} \cdot \|\mathbf{W}\|/\|\mathbf{G}\|.$$





## 1. Quantization-Aware Scaling (QAS) QAS addresses the optimization difficulty of quantized graphs

$$\tilde{\mathbf{G}}_{\bar{\mathbf{W}}} = \mathbf{G}_{\bar{\mathbf{W}}} \cdot s_{\mathbf{W}}^{-2}, \quad \tilde{\mathbf{G}}_{\bar{\mathbf{b}}} = \mathbf{G}_{\bar{\mathbf{b}}} \cdot s_{\mathbf{W}}^{-2} \cdot s_{\mathbf{x}}^{-2} = \mathbf{G}_{\bar{\mathbf{b}}} \cdot s^{-2}$$



On-Device Training Under 256KB Memory

Tensor Index





# 1. Quantization-Aware Scaling (QAS)

QAS addresses the optimization difficulty of quantized graphs



With QAS, better convergence

After applying QAS, the convergence of real quantized is stable.









# 1. Quantization-Aware Scaling (QAS)

QAS addresses the optimization difficulty of quantized graphs



QAS improves the accuracy over naive int8 training, and shows no inferior performance than fp32 results.











**1. Quantization-aware** scaling

2. Sparse layer/tensor update

On-Device Training Under 256KB Memory



**3. Tiny Training** Engine





Question: Why training memory is much larger than inference?

- Forward: a
- Backward:
- Inference does not need to store activations, training does.
- Activations grows linearly with batch size, which is always 1 for inference.
- Even with bs=1, activations are usually larger than model weights.

TinyTL: Reduce Activations, Not Trainable Parameters for Efficient On-Device Learning [Cai et al., NeurIPS 2020]

**On-Device Training Under 256KB Memory** 

Answer: Because of intermediate activations

$$\mathbf{a}_{i+1} = \mathbf{a}_i \mathbf{W}_i + \mathbf{b}_i$$

$$\frac{\partial L}{\partial \mathbf{W}_i} = \mathbf{a}_i^T \frac{\partial L}{\partial \mathbf{a}_{i+1}}$$





ResNet-50



TinyTL: Reduce Activations, Not Trainable Parameters for Efficient On-Device Learning [Cai et al., NeurIPS 2020]

On-Device Training Under 256KB Memory

### Activation is the main bottleneck for on-device learning, not parameters.





MbV2-1.4 ResNet-50



- FLOPs, while the main bottleneck does not improve much.

TinyTL: Reduce Activations, Not Trainable Parameters for Efficient On-Device Learning [Cai et al., NeurIPS 2020]

On-Device Training Under 256KB Memory

• Activation is the main bottleneck for on-device learning, not parameters. • Previous methods focus on reducing the number of parameters or





## 2. Sparse Layer/Tensor Update **Full update** biases

Updating the whole model is **too expensive**:

7x7

5x5

K

• Need to save all intermediate activation (quite large)

1B3 5x5

7x7

K

• Need to store the updated weights in SRAM (Flash is read-only)



### On-Device Training Under 256KB Memory

weights



Model: ProxylessNAS-Mobile







# 2. Sparse Layer/Tensor Update

### Last layer update



Updating only the last cheap

- No need to back propagating to previous layers
- But the accuracy is low and not ideal.



On-Device Training Under 256KB Memory

Model: ProxylessNAS-Mobile





## 2. Sparse Layer/Tensor Update **Bias-only update**



Updating the only the bias part

- No need to store the activations
- Back propagating to the first layer.



On-Device Training Under 256KB Memory



Model: ProxylessNAS-Mobile

 $d\mathbf{W} = f(\mathbf{X}, d\mathbf{Y})$  $d\mathbf{b} = f(d\mathbf{Y})$ 





# 2. Sparse Layer/Tensor Update

### **Updated synapses are sparse**







## 2. Sparse Layer/Tensor Update **Sparse Layer/Tensor Update**



Updating the sparse tensors / layers

• Some layers are more important than others



On-Device Training Under 256KB Memory

Model: ProxylessNAS-Mobile





## 2. Sparse Layer/Tensor Update **Sparse Layer/Tensor Update**



Updating the sparse tensors / layers

- Some layers are more important than others
- No need to back propagate the early layers
- Only need to store a subset of the activations.



Model: ProxylessNAS-Mobile







## 2. Sparse Layer/Tensor Update **Sparse Layer/Tensor Update**





### On-Device Training Under 256KB Memory

Backpropagation stops here

Sparse layer backpropagation

Model: ProxylessNAS-Mobile





# **Update Paradigms Comparison**















**1. Quantization-aware** scaling

2. Sparse layer/tensor update

On-Device Training Under 256KB Memory



**3. Tiny Training** Engine





# **3. Tiny Training Engine (TTE)**

## **Existing frameworks cannot fit**

- **Runtime** is heavy  $\bullet$ 
  - Heavy dependencies and large binary size (>100MB static memory)
  - Auto-diff at runtime; low edge efficiency
- **Memory** is heavy  $\bullet$ 
  - A lot of intermediate (and unused) buffers
  - Has to compute full gradients

































### On-Device Training Under 256KB Memory



Conventional training framework focus on **flexibility**,

- and the auto-diff is performed at **runtime**.
- Thus, any optimizations will lead to runtime overhead.





## **3. Tiny Training Engine (TTE) TTE: Move workload from runtime to compile time**





### On-Device Training Under 256KB Memory



TTE moves most workload from runtime to **compile-time**,

- thus minimizes the **runtime overhead**,
- also enables opportunities for extensive graph optimizations.



72
### **3. Tiny Training Engine (TTE)** Enable graph optimizations (backward pruning, reordering, etc.)





**Tiny Training Engine** (ours) **separate** the environment of runtime and compile time.

#### On-Device Training Under 256KB Memory



Conventional training framework performs most tasks at runtime.







(b) bias-only update

%grad: Tensor[(10), float32]),

# forward %0 = multiply(%x, %weight); %1 = add(%0, %bias); # backward 83 = multiply(8 = transpose( **%4** = multiply(% **%**5 = sum(%grad, 8<mark>6</mark> (%3, %5, %6)

Forward

y = mul(x, w) + b

Backward dy/dx = mul(G, w) $dy/dw = mul(G^T, X)$ dy/db = sum(G)

#### On-Device Training Under 256KB Memory





(d) sparse tensor update

Example from a matrix multiplication with full update

<pre>sgrad, %weight);</pre>	====>	dy	/	dx
(%grad);				
<b>4,</b> %x);	====>	dy	/	dw
axis=-1);	====>	dy	/	db



74



(%3, %5, %6)

On-Device Training Under 256KB Memory

```
∎ updated ∎ fixed
                          (c) sparse layer update
                                            (d) sparse tensor update
fn (%x: Tensor[(10, 10), float32, needs_grad=True],
    %weight: Tensor[(10, 10), float32, needs_grad=False],
    %bias: Tensor[(10), float32, needs grad=True],
    %grad: Tensor[(10), float32]),
                                             Annotate whether a tensor
                                               requires gradient or not
  %3 = multiply(%grad, %weight); ====> dy / dx
                                   ===> dy / dw
                                    ===> dy / db
```







(a) full update



# forward \$1 = add(\$0, \$bias);# backward = transpose(%grad); <del>= multiply(%**4**, %x);</del> %6 = sum(%grad, axis=-1);(%3, %5, %6)

Remove unnecessary computations from DAG via dependency analysis and dead-code elimination.

#### On-Device Training Under 256KB Memory

```
%3 = multiply(%grad, %weight); ====> dy / dx
                              ===> dy / dw
                              ===> dy / db
```







(a) full update



(b) bias-only update

••••• %grad: .., float32]), # ...

Freely annotate **ANY** parameters TTE will trim the computation accordingly.

#### On-Device Training Under 256KB Memory



```
(d) sparse tensor update
```

fn (%x: Tensor[(10, 10), float32, needs\_grad=False],

```
%weight1: Tensor[(10, 10), needs grad=False],
```

```
%bias1: Tensor[(10), needs grad=False],
```

```
%weight2: Tensor[(10, 10), needs_grad=True],
```

```
%bias2: Tensor[(10), needs_grad=True],
```



77



#### On-Device Training Under 256KB Memory





### **3. Tiny Training Engine (TTE)** Sparse update results



- Tiny Training Engine supports backward graph pruning and sparse update at IR-level.
- saving

On-Device Training Under 256KB Memory



After graph pruning, un-used weights and sub-tensors are pruned from DAG => 6.5-8.7x memory







**Re-ordering reduces memory footprint** 



(a) Conventional way to update parameters

F: Forward, B: Backward, U: Update

On-Device Training Under 256KB Memory









**Re-ordering reduces memory footprint** 



(a) Conventional way to update parameters

F: Forward, B: Backward, U: Update

On-Device Training Under 256KB Memory









**Re-ordering reduces memory footprint** 



(a) Conventional way to update parameters

F: Forward, B: Backward, U: Update

On-Device Training Under 256KB Memory









**Re-ordering reduces memory footprint** 



(a) Conventional way to update parameters

F: Forward, B: Backward, U: Update

On-Device Training Under 256KB Memory











(a) Conventional way to update parameters

F: Forward, B: Backward, U: Update

On-Device Training Under 256KB Memory











(a) Conventional way to update parameters

F: Forward, B: Backward, U: Update

On-Device Training Under 256KB Memory











(a) Conventional way to update parameters

F: Forward, B: Backward, U: Update

On-Device Training Under 256KB Memory











(a) Conventional way to update parameters

F: Forward, B: Backward, U: Update

On-Device Training Under 256KB Memory











(a) Conventional way to update parameters

F: Forward, B: Backward, U: Update

On-Device Training Under 256KB Memory











(a) Conventional way to update parameters

F: Forward, B: Backward, U: Update

On-Device Training Under 256KB Memory











(a) Conventional way to update parameters

F: Forward, B: Backward, U: Update

On-Device Training Under 256KB Memory











(a) Conventional way to update parameters

F: Forward, B: Backward, U: Update

On-Device Training Under 256KB Memory











(a) Conventional way to update parameters

Operator life-cycle analysis reveals the **memory redundancy** in the optimization step.

On-Device Training Under 256KB Memory





F: Forward, B: Backward, U: Update







(a) Conventional way to update parameters

Operator life-cycle analysis reveals the **memory** After re-ordering, the **redundant memory redundancy** in the optimization step. usage is eliminated from training.

#### On-Device Training Under 256KB Memory



(b) Operator re-ordering

F: Forward, B: Backward, U: Update







Operator life-cycle analysis shows memory footprint can be greatly reduced by operator re-ordering.

On-Device Training Under 256KB Memory









### **3. Tiny Training Engine (TTE)** Smaller memory usage, faster training speed



(a) Peak memory vs. models

#### **20x** smaller memory

On-Device Training Under 256KB Memory





**23x** faster speed







#### https://www.bilibili.com/video/BV1qv4y1d7MV/



https://youtu.be/XaDCO8YtmBw



## Media Report



MCUNet: Tiny Deep Learning on IoT Devices [Lin et al., NeurIPS 2020] MCUNetV2: Memory-Efficient Patch-based Inference for Tiny Deep Learning [Lin et al., NeurIPS 2021] On-Device Training Under 256KB Memory [Lin et al., NeurIPS 2022]

#### System-Algorithm Co-Design for TinyML



#### Learning on the edge

A new technique enables AI models to continually learn from new data on intelligent edge devices like smartphones and sensors, reducing energy costs and privacy risks.

Adam Zewe | MIT News Office October 4, 2022



A machine-learning model on an intelligent edge device allows it to adapt to new data and make better predictions. For instance, training a model on a smart keyboard could enable the keyboard to continually learn from the user's writing. Image: Digital collage by Jose-Luis Olivares,

MIT, using stock images and images derived from MidJourney Al.

< >

#### (Homepage highlight)









Sign up here to get updates! https://forms.gle/UW1uUmnfk1k6UJPPA

On-Device Training Under 256KB Memory

Search	Open         Search                 Notifi	Sou			
mit-han-lab / <b>tiny-tra</b>	Public 🛠 Edit Pins 🗸	⊙ Unwatch 8	► ঔ Fork 0 - ☆ Star		
> Code ③ Issues 1	្ហា Pull requests 🕞 Actions 🗄 Projects 🖽 Wiki	I Security	🗠 Insights 🔯 Settings		
양 main → 양 1 branch	O tags Go to file Add file ▼ main' of https://github.com/mit-han f8dfb50 yesterday	<> Code -	<b>About</b> On-Device Training Under 256 Memory [NeurIPS'22]		
algorithm	prepare open source	2 days ago	tinytraining.mit.edu		
compilation	prepare open source	2 days ago	edge-ai on-device-training learning-on-the-edge		
figures	refine qas_accuracy figure	yesterday			
🗋 .gitignore	prepare open source	2 days ago			
🗋 .gitmodules	prepare open source	2 days ago			
	prepare open source	2 days ago	값 65 stars ③ 8 watching 양 0 forks Releases		
README.md	minor update	yesterday			
assets	prepare open source	2 days ago			
configs	prepare open source	2 days ago			
i≘ README.md		P	No releases published Create a new release		

#### **On-Device Training Under 256KB Memory**

#### https://tinytraining.mit.edu

No packages published

Packages









### **Our Publications on Efficient Deep Learning Computing**

### https://hanlab.mit.edu/



- Learning both Weights and 1. **Connections for Efficient** <u>Neural Network</u>, NeurIPS'15
- Deep Compression, ICLR'16 2.
- З. <u>AMC</u>, ECCV'18
- ProxylessNAS, ICLR'19 4.
- <u>Once For All</u>, ICLR'20 5.
- <u>HAT,</u> ACL'20 6.
- Anycost GAN, CVPR'21 7.
- <u>SPVNAS</u>, ECCV'21 8.
- Lite Pose, CVPR'22 9.
- NAAS, DAC'21 10.
- <u>QuantumNAS</u>, HPCA'22 11.
- <u>QuantumNAT</u>, DAC'22 12.
- <u>QOC</u>, DAC'22 13.

- <u>MCUNet</u>, NeurIPS'20 14.
- MCUNet-V2, NeurIPS'21 15.
- *TinyTL*, *NeurIPS'20* 16.
- MCUNet-V3, Arxiv'22 17.
- <u>DGC</u>, ICLR'18 18.
- DGA, NeurIPS'21 19.
- PVCNN, NeurIPS'19 20.
- Fast-LiDARNet, ICRA'21 21.
- **BEVFusion**, Arxiv'22 22.
- <u>TSM</u>, ICCV'19 23.
- GAN Compression, CVPR'20 24.
- SpAtten, HPCA'21 25.
- <u>SpArch</u>, HPCA'20 26.
- PointAcc, Micro'20 27.
- TorchSparse, SysML'22 28.



### **New Course: TinyML and Efficient Deep Learning Computing**

#### MIT 6.S965: <u>https://efficientml.ai</u>

6.S965

Logistics Schedule

#### TinyML and Efficient Deep Learning

6.S965 • Fall 2022 • MIT

Have you found it difficult to deploy neural networks on mobile devices and IoT devices? Have you ever found it too slow to train neural networks? This course is a deep dive into efficient machine learning techniques that enable powerful deep learning applications on resource-constrained devices. Topics cover efficient inference techniques, including model compression, pruning, quantization, neural architecture search, and distillation; and efficient training techniques, including gradient compression and on-device transfer learning; followed by application-specific model optimization techniques for videos, point cloud, and NLP; and efficient quantum machine learning. Students will get hands-on experience implementing deep learning applications on microcontrollers, mobile phones, and guantum machines with an open-ended design project related to mobile AI.

- Time: Tuesday/Thursday 3:30-5:00 pm Eastern Time
- Location: 36-156
- Office Hour: Thursday 5:00-6:00 pm Eastern Time, 38-344 Meeting Room
- Discussion: Piazza
- Homework submission: Canvas
- Online lectures: The lectures will be streamed on YouTube.
- Resources: MIT HAN Lab, Github, TinyML, MCUNet, OFA
- Contact: Students should ask all course-related questions on Piazza. For external inquiries, personal matters, or emergencies, you can email us at 6s965-fall2022-staff@mit.edu

nstructor Song Har Email: songhan@mit.edu



TA Zhijian Liu Email: zhiiian@mit.edu



TA Yujun Lin Email: yujunlin@mit.edu

This course is a deep dive into efficient machine learning techniques that enable powerful deep learning applications on resource-constrained devices.

#### **Anonymous Student Feedback Collected from Mid-term**

I really like how structured the labs are, and being able to see actual implementations of the techniques we learn about.

This is honestly one of the best set up courses I've taken at MIT

I love how we are using microntroller and focusing on application instead of just theories.

I managed the weekly labs and lectures by only watching the course on YouTube. As a researcher, I gained some valuable knowledge from your course. Excellent slides and teaching and useful labs.

I like the class and I have been able to follow the class easily (which had rarely happened to me in my previous courses)

